Design of Ternary Convolutional Code using Reconfigurable Architecture

Mayuri Soni; Chandrashekhar Deshmukh

doi:10.36948/ijfmr.2023.v05i02.1757

Design of Ternary Convolutional Code using Reconfigurable Architecture

Author(s)	Mayuri Soni, Chandrashekhar Deshmukh
Country	India
Abstract	The need for trustworthy and efficient digital data transmission and storage systems has increased in recent years. The demand to handle and store digital information has grown in the business sector, the military, and the government as a direct result of the widespread availability of high-speed, large-scale data networks. This requirement must be met in order for the design of these systems to keep up with the rapid pace set by communication and computer technologies. When trying to overcome the variable degradation in real time, one of the most important factors to consider is the dependability of the broadband communication channel. Therefore, the use of convolutional codes and other channel-coding strategies is an essential component of any broadband communication system. DSL, WLAN, and 3G standards all require different configurations of convolutional coding, each of which must achieve a specific level of coding performance despite operating at a unique data rate (constraint length and code rate) Therefore, from the perspective of channel-coding techniques, hardware implementations for the development of an encoder are essential. This encoder should be able to support multiple networks using a reconfigurability approach and should be able to function across a variety of standards. Additionally, flexibility and hardware performance should both be prioritised. This calls for forward error control coding with reconfigurable logic, which provides high-speed, low-power dynamically dedicated hardware architectures under a number of speed/power performance constraints at different time intervals that can function within a variety of channel conditions. The ternary computation system has a number of benefits, the most notable of which are the availability of a high data rate, improved spectral efficiency, enhanced coverage, and lower latency. As a result, there is a growing demand for ternary-based systems that use convolutional encoders as a result of developments in technology
Keywords	Ternary computing ,Reconfigurable logic ,Ternary communication
Field	Engineering
Published In	Volume 5, Issue 2, March-April 2023
Published On	2023-04-26
Cite This	Design of Ternary Convolutional Code using Reconfigurable Architecture - Mayuri Soni, Chandrashekhar Deshmukh - IJFMR Volume 5, Issue 2, March-April 2023. DOI 10.36948/ijfmr.2023.v05i02.1757
DOI	https://doi.org/10.36948/ijfmr.2023.v05i02.1757
Short DOI	https://doi.org/gr6h95

View / Download PDF File

E-ISSN 2582-2160

doi

CrossRef DOI is assigned to each research paper published in our journal.

IJFMR DOI prefix is
10.36948/ijfmr

Downloads

Research Paper Format Copyright Permission Form and Undertaking Form Cover Page Vol 6 Isu 6 Cover Page Vol 6 Isu 5 Cover Page Vol 6 Isu 4

All research papers published on this website are licensed under Creative Commons Attribution-ShareAlike 4.0 International License, and all rights belong to their respective authors/researchers.

CC-BY-SA

About IJFMR Fees & Payment Current Issue Publication Archive	Submit Research Paper Track Submission Status Publication Guidelines Publication Ethics Peer Review & Plagiarism	Join as a Reviewer Editors & Reviewers Reviewer Referral Program Get Reviewer Membership Certi.	Website/Journal Policies Usage Policy Content Policies Privacy Policy

Contact Us		+91-9898-5948-55	editor@ijfmr.com

International Journal For Multidisciplinary Research

A Widely Indexed Open Access Peer Reviewed Multidisciplinary Bi-monthly Scholarly International Journal

Design of Ternary Convolutional Code using Reconfigurable Architecture

Share this