International Journal For Multidisciplinary Research

E-ISSN: 2582-2160   •   Impact Factor: 9.24

A Widely Indexed Open Access Peer Reviewed Multidisciplinary Bi-monthly Scholarly International Journal

Call for Paper Volume 6 Issue 6 November-December 2024 Submit your research before last 3 days of December to publish your research paper in the issue of November-December.
Submit Research Paper Join as a Reviewer

Plagiarism is checked by the leading plagiarism checker TurnItIn

Call for Paper

Volume 6 Issue 6
November-December 2024

Submit your research paper

Indexing Partners
Academia Advanced Sciences Index Bielefeld Academic Search Engine CiteSeer DRJI Google Scholar Independent Search Engine & Directory Network ISI (International Scientific Indexing) Issuu Mendeley Research Networks
RefSeek ResearcherId - Thomson Reuters ResearchGate Scirus Scribd Semantic Scholar UTeM - Universiti Teknikal Malaysia Melaka Wiki for Call for Papers WorldCat Zenodo

Design and Implementation of Optimized PCI Express Physical Layer for High-Speed and Low-Latency Data Transfer

Author(s) Rangaswamy B K, Keshava A
Country India
Abstract The PCIe (Peripheral Component Interconnect Express) Protocol is crucial for establishing high-speed data communication between computer peripherals, such as graphics cards and network cards etc. This communication protocol is transmitting data in packet format, with each packet containing both data and destination address and other essential information for accurate data delivery. This paper focused on Physical Layer to achieve High-Speed Data Transmission by reducing delay parameter. To minimize disturbances and enhance reliability, the physical layer uses scrambling technique and an 8b – 10b encoding technique is used for synchronization and error detection. Additionally, SIPO and PISO converts data format to improve efficiency and accuracy. The design is implemented using the Cadence compiler targeting 45nm process technology. This design is delay efficient resulting in path delay of 5.0ns and the operating frequency of 200MHz, power consumption of 1.2mw and an area of 1999µm².
Keywords PCIe, Scrambler and Descrambler, 8b-10b encoder and 10b-8b decoder, Packets, PISO and SIPO.
Field Engineering
Published In Volume 6, Issue 4, July-August 2024
Published On 2024-08-30
Cite This Design and Implementation of Optimized PCI Express Physical Layer for High-Speed and Low-Latency Data Transfer - Rangaswamy B K, Keshava A - IJFMR Volume 6, Issue 4, July-August 2024. DOI 10.36948/ijfmr.2024.v06i04.25896
DOI https://doi.org/10.36948/ijfmr.2024.v06i04.25896
Short DOI https://doi.org/gt8g7s
View / Download PDF File

Share this



E-ISSN 2582-2160
CrossRef

CrossRef DOI is assigned to each research paper published in our journal.

IJFMR DOI prefix is
10.36948/ijfmr

Downloads
Research Paper Format Copyright Permission Form and Undertaking Form Cover Page Vol 6 Isu 6Cover Page Vol 6 Isu 5Cover Page Vol 6 Isu 4

All research papers published on this website are licensed under Creative Commons Attribution-ShareAlike 4.0 International License, and all rights belong to their respective authors/researchers.

CC-BY-SA Open Access

About IJFMR
Fees & Payment
Current Issue
Publication Archive 		Submit Research Paper
Track Submission Status
Publication Guidelines
Publication Ethics
Peer Review & Plagiarism 		Join as a Reviewer
Editors & Reviewers
Reviewer Referral Program
Get Reviewer Membership Certi. 		Website/Journal Policies
Usage Policy
Content Policies
Privacy Policy
Contact Us +91-9898-5948-55 editor@ijfmr.com