Design and Implementation of FPGA Based Complex Floating Point Multiplier using CIFM

Rakesh Mutukuru; P V M Vijaya Bhaskar; Mannam Madhu Babu; K V Gautham

doi:10.36948/ijfmr.2023.v05i06.10397

Design and Implementation of FPGA Based Complex Floating Point Multiplier using CIFM

Author(s)	Rakesh Mutukuru, P V M Vijaya Bhaskar, Mannam Madhu Babu, K V Gautham
Country	india
Abstract	: Floating point multiplication is one of the crucial operations in many application domains such as image processing, signal processing etc. But every application requires different working features. Some need high precision, some need low power consumption, low latency etc. The multiplication process requires more hardware resources and processing time when compared with addition and subtraction. This paper presents, Design and Implementation of FPGA based Complex Floating Point Multiplier using Combined Integer and Floating point Multiplier (CIFM). The Processing speed of the multipliers decides the execution time of the system as it consumes most of the time. The design is implemented in VHDL and design is synthesized on FPGA to know the performance. The architectures for the three multiplier solutions of complex multiplier for 32 x 32 bit complex numbers multiplication are coded in VHDL and implemented through Xilinx ISE 13.4 navigator and Modelsim 5.6 and their performance is compared. The complex floating point multiplication with single precision using CIFM multiplier has comparatively less amount of delay and power consumption with respect to Vedic and Array multiplier.
Keywords	Vedic Real Multiplier, FPGA, CIFM, Array Multiplier
Field	Engineering
Published In	Volume 5, Issue 6, November-December 2023
Published On	2023-12-16
Cite This	Design and Implementation of FPGA Based Complex Floating Point Multiplier using CIFM - Rakesh Mutukuru, P V M Vijaya Bhaskar, Mannam Madhu Babu, K V Gautham - IJFMR Volume 5, Issue 6, November-December 2023. DOI 10.36948/ijfmr.2023.v05i06.10397
DOI	https://doi.org/10.36948/ijfmr.2023.v05i06.10397
Short DOI	https://doi.org/gs9k4r

View / Download PDF File

E-ISSN 2582-2160

doi

CrossRef DOI is assigned to each research paper published in our journal.

IJFMR DOI prefix is
10.36948/ijfmr

Downloads

Research Paper Format Copyright Permission Form and Undertaking Form Cover Page Vol 6 Isu 6 Cover Page Vol 6 Isu 5 Cover Page Vol 6 Isu 4

All research papers published on this website are licensed under Creative Commons Attribution-ShareAlike 4.0 International License, and all rights belong to their respective authors/researchers.

CC-BY-SA

About IJFMR Fees & Payment Current Issue Publication Archive	Submit Research Paper Track Submission Status Publication Guidelines Publication Ethics Peer Review & Plagiarism	Join as a Reviewer Editors & Reviewers Reviewer Referral Program Get Reviewer Membership Certi.	Website/Journal Policies Usage Policy Content Policies Privacy Policy

Contact Us		+91-9898-5948-55	editor@ijfmr.com

International Journal For Multidisciplinary Research

A Widely Indexed Open Access Peer Reviewed Multidisciplinary Bi-monthly Scholarly International Journal

Design and Implementation of FPGA Based Complex Floating Point Multiplier using CIFM

Share this